Original address:?http://blog.ednchina.com/riple/74826/message.aspx

在使用SignalTAP II的過程中，我經常發現一些用于調試的邏輯（比如調試用的計數器）會被優化掉，不能出現在調試波形中。在Altera的一篇文檔中，發現了以下關鍵信息:?

In the logic synthesis stage, the Quartus II software may optimize away signals that you are trying to analyze with the SignalTap II Embedded Logic Analyzer. If this occurs, you will see a compilation error. You can force the Quartus II software to preserve these signals by adding the keep or preserve attribute in the source HDL to the signals you want to monitor.

The?keep?attribute is used for a wire or net node. For example:
In Verilog:
??? wire my_wire /* synthesis keep = 1 */:
In VHDL:
??? signal my_signal: bit;
??? attribute syn_keep : boolean;
??? attribute syn_keep of my_signal: signal is true;

The?preserve?attribute is used for a register. For example:
In Verilog:
??? reg my_reg /* synthesis preserve = 1 */:
In VHDL:
??? signal my_reg: stdlogic;
??? attribute preserve : boolean;
??? attribute preserve of my_signal: signal is true;

謝謝, riple!!

總結

以上是生活随笔為你收集整理的(z)如何在SignalTAP II中保留特定节点的全部內容，希望文章能夠幫你解決所遇到的問題。

如果覺得生活随笔網站內容還不錯，歡迎將生活随笔推薦給好友。