1.所有信號都顯示為高阻態,是語法問題造成的,一定要注意下面的ERROR信息.此次為$stop后面未加分號

`timescale 1 ps/ 1 ps module Project_Vote1_vlg_tst(); // constants // general purpose registers reg eachvec; // test vector input registers reg A; reg B; reg C; // wires wire L;// assign statements (if any) Project_Vote1 i1 ( // port map - connection between master ports and signals/registers .A(A),.B(B),.C(C),.L(L) ); initial begin // code that executes only once // insert code here --> begin $monitor($time,"Y value = %b\n",L); //激勵信號產生 A = 1'b0;B = 1'b0;C = 1'b0; //等待1000ps=1ns #1000;A = 1'b0;B = 1'b0;C = 1'b1; #1000;A = 1'b0;B = 1'b1;C = 1'b0; #1000;A = 1'b0;B = 1'b1;C = 1'b1; #1000;A = 1'b1;B = 1'b0;C = 1'b0; #1000;A = 1'b1;B = 1'b0;C = 1'b1; #1000;A = 1'b1;B = 1'b1;C = 1'b0; #1000;A = 1'b1;B = 1'b1;C = 1'b1;#1000;$stop;end endmodule

總結

以上是生活随笔為你收集整理的FPGA三人表决器问题总结的全部內容，希望文章能夠幫你解決所遇到的問題。

如果覺得生活随笔網站內容還不錯，歡迎將生活随笔推薦給好友。